| |
| guest |
|
Guest
|
| Posted: Mon May 30, 2026 4:22 pm Post subject: Temp cycle applicable spec for PCB assemblies |
| |
Hi,
Which is the most suitable spec for temp cycling for PCB assemblies ? |
|
| Back to top |
|
| RelosR |
|
Guest
|
| Posted: Wed Jun 01, 2026 3:35 pm Post subject: |
| |
Many companies use JEDEC JESD22-A104 Condition G (-40C/125C) for board-level TC. 500X-1000X depending on what your customer will accept.
RelosR |
|
| Back to top |
|
| Guest |
|
Guest
|
| Posted: Wed Jun 01, 2026 10:58 pm Post subject: |
| |
THNXS for your reply.
To be specific: what would best fit TSOP type packages on PCB's? regarding, cycles per hour, temp amplitude (min-max) and one more question: what is the effect of a long interim reading that would cause the test to resume after a few days? can the devices be considered to have "relaxed" during the recess and "lost" their "aging"? |
|
| Back to top |
|
| FARel Engr |
|
Joined: 20 Jun 2026 Posts: 76
|
| Posted: Tue Jun 14, 2026 10:40 pm Post subject: |
| |
| If you're using TC to uncover failure mechanisms that it was designed to accelerate, such as mechanical fatigue failures, then long interims shouldn't really 'relax' the damage (which are mechanical and permanent). The issues with long staging in this case is the onset of oxidation or corrosion in your samples, or the occurrence of ESD, so you still need to do the tests as quickly as possible. |
|
| Back to top |
|
| Choose Display Order |
|
| User Permissions |
You cannot post new topics in this forum You cannot reply to topics in this forum You cannot edit your posts in this forum You cannot delete your posts in this forum You cannot vote in polls in this forum
|
Skin Created by: Sigma12 Powered by phpBB © 2001, 2002 phpBB Group
|
|